



# 820-2996-11-BOT MLB 位置圖 0908



820-2996-11-TOP MLB 位置圖 0908



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
10	0001231154	ENGINEERING RELEASED		2011-09-06

# J2 MLB - DVT OK2FAB


LAST\_MODIFIED= Tue Sep 6 17:35:11 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	MIKE	NA
2	2	BLOCK DIAGRAM: SYSTEM	J2DEV	N/A
3	4	BOM TABLES	MIKE	N/A
4	6	AP: MAIN	MIKE	N/A
5	7	AP: I/Os	JOE	N/A
6	8	AP: NAND	MIKE	N/A
7	9	AP: TV, DP, MIPI	JOE	01/13/2011
8	10	AP: DDR	MIKE	N/A
9	11	AP: POWER	MIKE	N/A
10	12	AP: MISC & ALIASES	ALEX	N/A
11	13	AP: VIDEO BUFFER, BB USB MUXES	CHOPIN	12/10/2010
12	14	NAND	MIKE	N/A
13	16	DDR 0 AND 1	MIKE	06/21/2010
14	17	DDR 2 AND 3	MIKE	06/21/2010
15	21	MLB ALIASES/CONNECTIONS	ALEX	09/30/2010
16	22	VIDEO: EDP CONNECTOR	JOE	01/19/2011
17	30	GRAPE: GROUNDHOG, CONN, BOOST	RAMSIN	12/17/2010
18	31	GRAPE: Z1, Z2	RAMSIN	12/17/2010
19	36	AUDIO: L63B CODEC	KAVITHA	02/03/2011
20	37	AUDIO: SPEAKER AMP	KAVITHA	02/03/2011
21	38	AUDIO: HEADPHONE OUT	KAVITHA	02/03/2011
22	42	AUDIO: DETECT/MIC BIAS	KAVITHA	02/03/2011
23	43	AUDIO: HP/MIC FILTERS	KAVITHA	02/03/2011
24	54	CONNECTOR: SENSOR	MARK	01/11/2011
25	55	SENSOR PANEL FILTERS 1	MARK	01/11/2011
26	56	SENSOR PANEL FILTERS 2	MARK	01/11/2011
27	57	IO FLEX: DOCK COMPONENTS	JOE	01/19/2011
28	58	DISPLAY PORT MISC	JOE	01/19/2011
29	59	IO FLEX: B2B CONNECTOR	JOE	01/19/2011
30	60	CONNECTOR: X26	JOE	01/19/2011
31	61	WLAN BB & POWER	X26_WIFI_MIKE_BT	09/01/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
32	62	WLAN 2.4GHZ AND ANT	X26_WIFI_MIKE_BT	09/01/2011
33	63	WLAN 5GHZ AND TEST POINTS	X26_WIFI_MIKE_BT	09/01/2011
34	75	POWER: BATTERY CONNECTOR	MADHAVI	01/13/2011
35	80	POWER ALIASES	MADHAVI	01/13/2011
36	81	POWER: AMELIA PMU	MADHAVI	01/13/2011
37	82	POWER: AMELIA PMU	MLB	01/14/2011
38	83	POWER: AMELIA VSS	MADHAVI	01/13/2011
39	90	DEBUG AND MISC	ALEX	10/04/2010
40	93	FCT/ICT TEST/BRACKETS	ALEX	10/04/2010
41	150	CONSTRAINTS: MLB RULES	MIKE	01/21/2011
42	151	CONSTRAINTS: LOW SPEED BUS	MIKE	01/21/2011
43	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	01/21/2011
44	153	CONSTRAINTS: DDR/FMI	MIKE	01/21/2011
45	154	CONSTRAINTS: POWER / GND	MIKE	01/21/2011
46	155	CONSTRAINTS: DEBUG	MIKE	01/21/2011
47	156	FUNC TEST POINTS	MIKE	01/21/2011
48	157	FUNC TEST POINTS	MIKE	01/21/2011

DRAWING  
 DRAWING  
 MLB  
 Schematic / PCB #'s

DRAWING TITLE		SCH, J2, MLB	
DRAWING NUMBER		051-8773	SIZE D
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 48	
IV ALL RIGHTS RESERVED			



SYNC MASTER=J2DEV		SYNC DATE=N/A	
BLOCK DIAGRAM: SYSTEM			
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 48	
IV ALL RIGHTS RESERVED			

### Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:

#### ALL AVAIL BOM OPTIONS

COMMON  
ALTERNATE

16GB\_PROD  
32GB\_PROD  
64GB\_PROD  
128GB\_PROD

DEVELOPMENT\_JTAG  
DEVELOPMENT\_JTAG\_TAP  
JTAG\_DAP

SPEAKER  
INTERNAL\_MIC

NAND\_IO\_1V8  
NAND\_IO=3V3

SNOTE  
DEV  
MLB  
JZ

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE
AUDIO	SPEAKER, INTERNAL_MIC

#### BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEE FOR 639-2352 (J1 16G)	EEEE_DNKT	CRITICAL	EEEE_J1_16G
825-7691	1	EEEE FOR 639-2058 (J1 32G)	EEEE_DM2N	CRITICAL	EEEE_J1_32G
825-7691	1	EEEE FOR 639-2059 (J1 64G)	EEEE_DM2P	CRITICAL	EEEE_J1_64G
825-7691	1	EEEE FOR 639-2353 (J2 16G)	EEEE_DNKV	CRITICAL	EEEE_J2_16G
825-7691	1	EEEE FOR 639-1572 (J2 32G)	EEEE_DHWV	CRITICAL	EEEE_J2_32G
825-7691	1	EEEE FOR 639-1871 (J2 64G)	EEEE_DKQL	CRITICAL	EEEE_J2_64G
825-7691	1	EEEE FOR 639-1870 (J2 128G)	EEEE_DKQK	CRITICAL	EEEE_J2_128G
825-7691	1	EEEE FOR 639-2844 (J2A 16G)	EEEE_DRJQ	CRITICAL	EEEE_J2A_16G
825-7691	1	EEEE FOR 639-2826 (J2A 32G)	EEEE_DRP6	CRITICAL	EEEE_J2A_32G
825-7691	1	EEEE FOR 639-2827 (J2A 64G)	EEEE_DRP5	CRITICAL	EEEE_J2A_64G

#### MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-2105	1	FENCE, NAND, TOP, MLB, J2	PD_FENCE_NAND	CRITICAL	
806-1857	1	FENCE, LARGE, TOP, MLB, J2	PD_FENCE_LARGE	CRITICAL	
806-2349	1	FENCE, SMALLER, TOP, MLB, J2	PD_FENCE_SMALL	CRITICAL	
806-1860	1	FENCE, 1, BTM, MLB, J2	PD_FENCE_BT1	CRITICAL	
806-1865	1	FENCE, 2, BTM, MLB, J2	PD_FENCE_BT2	CRITICAL	
806-2352	1	FENCE, SMALLER, BTM, MLB, J2	PD_FENCE_BT3	CRITICAL	

#### SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8773	1	SCH, MLB, J2	SCH1	CRITICAL	?
820-2996	1	PCBF, MLB, J2	PCB1	CRITICAL	?
085-3058	1	DEV BOM, MLB, J2	DEV1		?

#### SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380533	1	IC, SOC, H4G, FCBGA1225	U0600	CRITICAL	?

#### PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380561	1	IC, PMU, AMELIA, D1974AB	U8100	CRITICAL	?

#### SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33380579	2	SDRAM, LPDDR2, 512MB, SAMSUNG 46NM	U1600, U1700	CRITICAL	?

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33380580	33380579		U1600, U1700	LPDDR2, HYNIX 44NM
33380581	33380579		U1600, U1700	LPDDR2, ELPIDA 45NM

#### NAND

##### 16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	1	HYNIX 26NM PPN1.0 16GB	U1400	CRITICAL	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	16GB_PROD	U1400	TOSHIBA 24NM PPN1.0

##### 32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	2	HYNIX 26NM PPN1.0 32GB	U1400, U1410	CRITICAL	32GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	32GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

##### 64GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580782	2	HYNIX 26NM PPN1.0 64GB	U1400, U1410	CRITICAL	64GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580805	33580782	64GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

##### 128GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580814	2	HYNIX 26NM PPN1.0 128GB	U1400, U1410	CRITICAL	128GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580806	33580814	128GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0


SYNC MASTER=MIKE		SYNC DATE=N/A	
<b>BOM TABLES</b>			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		BRANCH	
		PAGE	4 OF 157
		SHEET	3 OF 48





SYNC MASTER=MIKE		SYNC DATE=N/A	
PAGE TITLE			
<b>AP: MAIN</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		6 OF 157	
		SHEET	
		4 OF 48	



SYNC MASTER=JOE		SYNC DATE=N/A	
PAGE TITLE			
AP: I/Os		DRAWING NUMBER	SIZE
Apple Inc.		051-8773	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		7 OF 157	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		5 OF 48	



U0600 OMIT  
H4G  
FCBGA  
(12 OF 12)



U0600 OMIT  
H4G  
FCBGA  
(4 OF 12)

44 12 6	OMIT	FMI0_CE0_L	AH31	FMI0_CEN0	FMI2_CEN0	AE35	SPK_ID	20
44 12 6	OMIT	FMI0_CE1_L	AF31	FMI0_CEN1	FMI2_CEN1	AB28	NC FMI2_CE1_L	46
44	OMIT	NC FMI0_CE2_L	AD28	FMI0_CEN2	FMI2_CEN2	AA28	NC FMI2_CE2_L	46
44	OMIT	NC FMI0_CE3_L	AG29	FMI0_CEN3	FMI2_CEN3	AB30	NC FMI2_CE3_L	46
44	OMIT	NC FMI0_CE4_L	Y29	FMI0_CEN4	FMI2_CEN4	AE28	PM_LCDVDD_PWREN	16
44	OMIT	NC FMI0_CE5_L	AH28	FMI0_CEN5	FMI2_CEN5	AF28	NC FMI2_CE5_L	46
44	OMIT	NC FMI0_CE6_L	AG28	FMI0_CEN6	FMI2_CEN6	AA29	RST_GRAPE_L	17 45
44	OMIT	NC FMI0_CE7_L	AM31	FMI0_CEN7	FMI2_CEN7	AB31	GRAPE_FW_DNLD_EN_L	17
44 12	BE	FMI0_AD<0>	AG35	FMI0_IO0	FMI2_IO0	AC31	NC FMI2_AD<0>	46
44 12	BE	FMI0_AD<1>	AF35	FMI0_IO1	FMI2_IO1	AB33	NC FMI2_AD<1>	46
44 12	BE	FMI0_AD<2>	AH35	FMI0_IO2	FMI2_IO2	AC35	NC FMI2_AD<2>	46
44 12	BE	FMI0_AD<3>	AH33	FMI0_IO3	FMI2_IO3	AE34	NC FMI2_AD<3>	46
44 12	BE	FMI0_AD<4>	AG31	FMI0_IO4	FMI2_IO4	AD34	NC FMI2_AD<4>	46
44 12	BE	FMI0_AD<5>	AG32	FMI0_IO5	FMI2_IO5	AD32	NC FMI2_AD<5>	46
44 12	BE	FMI0_AD<6>	AG34	FMI0_IO6	FMI2_IO6	AD35	NC FMI2_AD<6>	46
44 12	BE	FMI0_AD<7>	AH32	FMI0_IO7	FMI2_IO7	AD31	NC FMI2_AD<7>	46
44 12 6	OMIT	FMI0_ALE	AE32	FMI0_ALE	FMI2_ALE	AB34	NC FMI2_ALE	46
44 12 6	OMIT	FMI0_CLE	AF33	FMI0_CLE	FMI2_CLE	AB32	NC FMI2_CLE	46
44 12 6	OMIT	FMI0_WE_L	AH34	FMI0_WEN	FMI2_WEN	AB35	NC FMI2_WE_L	46
44 12 6	OMIT	FMI0_RE_N	AE33	FMI0_REN	FMI2_REN	AD33	NC FMI2_RE_L	46
44 12	OMIT	FMI0_DQS_P	AG33	FMI0_DQS	FMI2_DQS	AC33	NC FMI2_DQS	46
44 12 6	OMIT	FMI1_CE0_L	AJ33	FMI1_CEN0	FMI3_CEN0	W31	NC FMI3_CE0_L	46
44 12 6	OMIT	FMI1_CE1_L	AN33	FMI1_CEN1	FMI3_CEN1	W28	NC FMI3_CE1_L	46
44	OMIT	NC FMI1_CE2_L	AD30	FMI1_CEN2	FMI3_CEN2	W29	NC FMI3_CE2_L	46
44	OMIT	NC FMI1_CE3_L	AE30	FMI1_CEN3	FMI3_CEN3	V30	NC FMI3_CE3_L	46
44	OMIT	NC FMI1_CE4_L	AJ31	FMI1_CEN4	FMI3_CEN4	AG30	NC FMI3_CE4_L	46
44	OMIT	NC FMI1_CE5_L	AJ30	FMI1_CEN5	FMI3_CEN5	AC30	NC FMI3_CE5_L	46
44	OMIT	NC FMI1_CE6_L	AL31	FMI1_CEN6	FMI3_CEN6	AH30	NC FMI3_CE6_L	46
44	OMIT	NC FMI1_CE7_L	AK31	FMI1_CEN7	FMI3_CEN7	AE31	NC FMI3_CE7_L	46
44 12	BE	FMI1_AD<0>	AL32	FMI1_IO0	FMI3_IO0	AA34	NC FMI3_AD<0>	46
44 12	BE	FMI1_AD<1>	AN35	FMI1_IO1	FMI3_IO1	W33	NC FMI3_AD<1>	46
44 12	BE	FMI1_AD<2>	AK32	FMI1_IO2	FMI3_IO2	AA33	NC FMI3_AD<2>	46
44 12	BE	FMI1_AD<3>	AK33	FMI1_IO3	FMI3_IO3	V34	NC FMI3_AD<3>	46
44 12	BE	FMI1_AD<4>	AL33	FMI1_IO4	FMI3_IO4	AA30	NC FMI3_AD<4>	46
44 12	BE	FMI1_AD<5>	AK34	FMI1_IO5	FMI3_IO5	V31	NC FMI3_AD<5>	46
44 12	BE	FMI1_AD<6>	AM33	FMI1_IO6	FMI3_IO6	W32	NC FMI3_AD<6>	46
44 12	BE	FMI1_AD<7>	AJ35	FMI1_IO7	FMI3_IO7	Y30	NC FMI3_AD<7>	46
44 12 6	OMIT	FMI1_ALE	AN34	FMI1_ALE	FMI3_ALE	Y33	NC FMI3_ALE	46
44 12 6	OMIT	FMI1_CLE	AK35	FMI1_CLE	FMI3_CLE	W30	NC FMI3_CLE	46
44 12 6	OMIT	FMI1_WE_L	AM35	FMI1_WEN	FMI3_WEN	AA32	NC FMI3_WE_L	46
44 12 6	OMIT	FMI1_RE_N	AL35	FMI1_REN	FMI3_REN	AA31	NC FMI3_RE_L	46
44 12	OMIT	FMI1_DQS_P	AL34	FMI1_DQS	FMI3_DQS	Y32	NC FMI3_DQS	46

FMI2-3\_CEN IS 3.0V


NEW GPIO FOR J2. FILE A RADAR

CHECK WITH GRAPE ON VOLTAGE FOR THESE TWO SIGNALS

CHECK CONNECTION FOR VSSA18\_T5

SYNC MASTER=MIKE		SYNC DATE=N/A	
<b>AP: NAND</b>			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	8 OF 157
		SHEET	6 OF 48





SYNC MASTER=JOE SYNC DATE=01/13/2011

AP: TV, DP, MIPI


Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 9 OF 157 SHEET: 7 OF 48



PAGE TITLE		DRAWING NUMBER		SIZE
AP: DDR		051-8773		D
Apple Inc.		REVISION		10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		10 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		8 OF 48
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=MIKE SYNC DATE=N/A






BOOT\_CONFIG[3-0]

1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS WITH TEST

S/W READ FLOW

1. SET GPIO AS INPUT
2. DISABLE PU AND ENABLE PD
3. READ




BOARD\_ID[3-0]

0000	J1 AP
0001	J1 DEV
0010	J2 AP
0011	J2 DEV
0100	J2A AP
0101	J2A DEV

S/W READ FLOW

1. SET GPIO AS INPUT
2. DISABLE PU AND ENABLE PD
3. READ



BRD\_REV[2-0]

000	PROTO 0
001	PROTO 1 LOCAL
010	PROTO 1 CHINA
011	PROTO 2
100	EVT

S/W READ FLOW

1. SET GPIO AS INPUT
2. ENABLE PU AND DISABLE PD
3. READ

**FOR REFERENCE**


BOOT\_CONFIG[3:0]

0000	SPIO
0001	SPI1
0010	SPIO W/TEST
0011	SPI1 W/TEST
0100	FMIO 2CS
0101	FMIO 4CS
0110	FMIO 4CS W/TEST
0111	RESERVED
1000	FMIO 2 CS
1001	FMIO 4 CS
1010	FMIO 4CS W/TEST


CURRENT SETTING ->

1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS W/TEST
1111	RESERVED


**I2C PULL-UPS**



**JTAG**



2-WIRE DAP	SCAN DUMP	PRODUCTION
DEVELOPMENT_JTAG	DEVELOPMENT_JTAG	JTAG_DAP
JTAG_DAP	DEVELOPMENT_JTAG_TAP	



SYNC MASTER=ALEX SYNC DATE=N/A

**AP: MISC & ALIASES**

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 12 OF 157

SHEET: 10 OF 48



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
34380539	34380520		U1300	RADAR:9009078

NOTE:  
 DOCK\_BB\_EN = 1: BB USB <-> DOCK SERIAL  
 DOCK\_BB\_EN = 0: BB USB <-> H4P FS USB  
 H4P UART0 <-> DOCK SERIAL


NOTE: PLACE R0960-62 NEAR U0900

JTAG DAP R1360  
 VIDEO EMI Y PR

JTAG DAP R1361  
 VIDEO EMI CVBS PB

JTAG DAP R1362  
 VIDEO EMI C Y

SYNC MASTER=CHOPIN		SYNC DATE=12/10/2010	
AP: VIDEO BUFFER, BB USB MUXES			
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	13 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	11 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### TEST POINTS


DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA

- 44 12 6 FMIO AD<0> TP1400
- 44 12 6 FMIO ALE TP1401
- 44 12 6 FMIO CLE TP1402
- 44 12 6 FMIO RE\_N TP1403
- 44 12 6 FMIO WE\_L TP1404
  
- 44 12 6 FM11 AD<0> TP1405
- 44 12 6 FM11 ALE TP1406
- 44 12 6 FM11 CLE TP1407
- 44 12 6 FM11 RE\_N TP1408
- 44 12 6 FM11 WE\_L TP1409

SYNC MASTER=MIKE		SYNC DATE=N/A	
<b>NAND</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
		BRANCH	
		PAGE	14 OF 157
		SHEET	12 OF 48
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=MIKE		SYNC DATE=06/21/2010	
PAGE TITLE			
<b>DDR 0 AND 1</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-8773	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		10.0.0	
		PAGE	16 OF 157
		SHEET	13 OF 48



SYNC MASTER=MIKE		SYNC DATE=06/21/2010	
<b>DDR 2 AND 3</b>			
	DRAWING NUMBER		SIZE
	051-8773		D
REVISION		BRANCH	
10.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 157		14 OF 48	



### WIFI ALIASES

42 40 4	<u>HSIC1 WLAN DATA1</u>	<u>HSIC DATA 4330</u>	31 33
42 40 4	<u>HSIC1 WLAN STB1</u>	<u>HSIC STROBE 4330</u>	31 33
42 5	<u>HSIC HOST READY WLAN</u>	<u>WLAN GPIO1</u>	31 33
42 5	<u>HSIC WLAN_RDY</u>	<u>HSIC_DEVICE_READY</u>	31
45 37	<u>RST WLAN_L</u>	<u>WLAN_ENABLE</u>	31 33
37	<u>PM WLAN HOST WAKE</u>	<u>WLAN_GPIO0</u>	31 33
45 37	<u>RST_BT_L</u>	<u>BT RESET_N</u>	31 33
37	<u>PM_BT_HOST_WAKE</u>	<u>BT_HOST_WAKE</u>	31 33
5	<u>PM_BT_WAKE</u>	<u>BT_WAKE</u>	31 33
42 5	<u>UART3_BT_RXD</u>	<u>BT_UART_TXD</u>	31 33
42 5	<u>UART3_BT_TXD</u>	<u>BT_UART_RXD</u>	31 33
42 5	<u>UART3_BT_CTS_L</u>	<u>BT_UART_RTS_N</u>	31 33
42 5	<u>UART3_BT_RTS_L</u>	<u>BT_UART_CTS_N</u>	31 33
42 37	<u>CLK_32K_WLAN</u>	<u>CLK32K</u>	32 33
42 19 5	<u>I2S2_VSP_BCLK</u>	<u>BT_FCM_CLK</u>	31
42 19 5	<u>I2S2_VSP_DOUT</u>	<u>BT_FCM_DIN</u>	31
42 19 5	<u>I2S2_VSP_DIN</u>	<u>BT_FCM_DOUT</u>	31
42 19 5	<u>I2S2_VSP_LRCK</u>	<u>BT_FCM_SYNC</u>	31
42 5	<u>UART6_WLAN_RXD</u>	<u>WLAN_GPIO4</u>	31 33
42 5	<u>UART6_WLAN_TXD</u>	<u>WLAN_GPIO3</u>	31 33

### UART ALIASES

42 5	<u>UART0_AP_RXD</u>	<u>UART0_MUX_RXD</u>	11 42
42 5	<u>UART0_AP_TXD</u>	<u>UART0_MUX_TXD</u>	11 42

### OBSOLETE ALIASES

<u>NC_EXT_SMPS_REQ</u>	<u>EXT_SMPS_REQ</u>	31	
<u>NC_EXT_PWM_REQ</u>	<u>EXT_PWM_REQ</u>	31	
<u>NC_BT_GPIO5</u>	<u>BT_GPIO5</u>	31	
<u>TP_WLAN_GPIO5</u>	<u>WLAN_GPIO5</u>	31	
45 30 5	<u>GSM_TXBURST_IND</u>	<u>LED_DRIVE_GSM_B</u>	

NEED TO DOUBLE CHECK IF WE NEED THIS IN IPAD, OR IF THIS MIGHT BE A PHONE SPECIFIC ISSUE


SYNC MASTER=ALEX		SYNC DATE=09/30/2010	
PAGE TITLE			
<b>MLB ALIASES/CONNECTIONS</b>			
DRAWING NUMBER		051-8773	SIZE
REVISION		10.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	21 OF 157
SHEET		15 OF 48	

# EDP CONNECTOR

SIA413DJ

MOSFET	SIA413DJ
CHANNEL	P-TYPE
RDS(ON)	100MOHM @-1.5V
IMAX	3 A
VGS MAX	+/- 8V


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680903	37680796		Q2200	RADAR:8379470
15580667	15580583			RADAR:8616060, RADAR: 9015335




SYNC MASTER=JOE		SYNC DATE=01/19/2011	
<b>VIDEO: EDP CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	22 OF 157
		SHEET	16 OF 48

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

### CONNECTORS TO GRAPE FLEX




### CRITICAL P/N 518S0828




### F-RT-SM 502250-8037 J3010

MATES WITH LEFTMOST GRAPE FLEX TAIL








### F-RT-SM 502250-8037 J3011

MATES WITH RIGHTMOST GRAPE FLEX TAIL



### BOOST CONVERTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	

SYNC MASTER=RAMSIN SYNC DATE=12/17/2010

**GRAPE: GROUNDHOG, CONN, BOOST**

Apple Inc.


DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

PAGE: 30 OF 157  
SHEET: 17 OF 48

ZEPHYR 1+ ASIC



ARM9 MCU (Z2 BASED)



SYNC MASTER=RAMSIN SYNC DATE=12/17/2010

**GRAPE: Z1, Z2**

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D


REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 31 OF 157 SHEET: 18 OF 48

# L63B AUDIO CODEC

APN:338S0940




MIN LINE WIDTH=0.6MM  
MIN NECK WIDTH=0.5MM  
MAX NECK LENGTH=75 MM

SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
<b>AUDIO: L63B CODEC</b>			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	36 OF 157
		SHEET	19 OF 48

# SPEAKER AMPLIFIER

APN:353S3317)  
 TURN ON TIME: 3.5MS  
 75HZ +/- XXX%  
 TURN ON DELAY: ?MS


GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC




L63 LINEOUT2A IS CONNECTED TO U3700  
 L63 LINEOUT2B IS CONNECTED TO U3710

SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	37 OF 157
		SHEET	20 OF 48

HEADPHONE OUTPUT ZOBEL NETWORK




DOCK LINE OUTPUT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
<b>AUDIO: HEADPHONE OUT</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 157
		SHEET	21 OF 48

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY




SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		PAGE	
10.0.0		42 OF 157	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		22 OF 48	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29


PLACE ALL COMPONENTS NEAR J5401




HEADSET JACK INSERTION DETECT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE <b>AUDIO: HP/MIC FILTERS</b>			
DRAWING NUMBER 051-8773		SIZE D	
REVISION 10.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 43 OF 157		SHEET 23 OF 48	




SYNC MASTER=MARK		SYNC DATE=01/11/2011	
PAGE TITLE			
<b>CONNECTOR: SENSOR</b>			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		BRANCH	
10.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
54 OF 157		24 OF 48	




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0643	155S0373	?	00001, 00002, 00003, 00004, 00005	RADAR:8376668

SYNC MASTER=MARK SYNC DATE=01/11/2011  
**SENSOR PANEL FILTERS 1**  
 Apple Inc.  
 DRAWING NUMBER: 051-8773  
 REVISION: 10.0.0  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 55 OF 157  
 SHEET: 25 OF 48



PAGE TITLE		SYNC MASTER=MARK		SYNC DATE=01/11/2011	
<b>SENSOR PANEL FILTERS 2</b>					
		DRAWING NUMBER		SIZE	
		051-8773		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		10.0.0			
		PAGE		SHEET	
		56 OF 157		26 OF 48	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37780090	37780081		D25751	RADAR:8972666
37780111	37780099		D25710,D25711	RADAR:8849707
37780107	37780066		D2700,D2701,D2702,D2703	RADAR:8947642
15580625	15580559		L5700,L5701	RADAR:8423156
37780116	37780108		D25760	RADAR:8370432
15580725	15580276	FL0600, FL5707, FL5708, FL5711		QTY 4 RADAR:9625553
15580513	15580320		L5762	RADAR:9625601

SYNC MASTER=JOE SYNC DATE=01/19/2011

**IO FLEX: DOCK COMPONENTS**

Apple Inc.


DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 57 OF 157  
 SHEET: 27 OF 48


PLACEMENT NOTE: NEAR U0600




DISPLAYPORT AC COUPLING




STUFFING OPTIONS FOR DP LANES 2, 3 FOR STEVENOTE.




FOR STEVENOTE ON MLB, STUFF ALL OF THE SNOTE BOM OPTIONS. NOSTUFF R5902, R5900, R5908 R5904, R5906, R5914, R5915, R5916, AND R5917. FOR DEV BOARD, STUFF R5918 AND NOSTUFF R5903.




PAGE TITLE		SYNC MASTER=JOE		SYNC DATE=01/19/2011	
DISPLAY PORT MISC			DRAWING NUMBER	051-8773	SIZE
Apple Inc.			REVISION	10.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			58 OF 157		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			28 OF 48		
IV ALL RIGHTS RESERVED					



PAGE TITLE		SYNC MASTER=JOE		SYNC DATE=01/19/2011	
<b>IO FLEX: B2B CONNECTOR</b>					
 Apple Inc.		DRAWING NUMBER	051-8773	SIZE	D
		REVISION	10.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				PAGE	59 OF 157
				SHEET	29 OF 48
				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
				I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	

# X26 CELLULAR/GPS CONNECTOR




SYNC MASTER=JOE		SYNC DATE=01/19/2011	
PAGE TITLE <b>CONNECTOR: X26</b>			
Apple Inc.	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		60 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 48	
IV ALL RIGHTS RESERVED			



# WLAN/BT POWER

# WLAN/BT BASEBAND



RF GUYS HATE MULTIPLE GROUND PLANES  
 WE HAVE 500MILIAMP BURST RETURN CURRENTS TO BATTERY  
 GET RFDESIGN OK FOR ANY SEPARATION


### BOOTSTRAPPING OPTIONS

GPIO6	SDIO_DATA2	SDIO_DATA1	MODE	DEF.ARM STATE
0	X	X	SDIO	RESET
1	0	X	GSPI	RESET
1	1	0	HSIC	RUNNING
1	1	1	BOOTLOADERLESS HSIC	RUNNING


### ALTERNATE PARTS AVAILABLE:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180548	31180398	ANDGATE_TI	U8	TI
15580657	15580537	FERRITE_TY	FL2,FL4	TAIYO YUDEN
15580337	15580444	FERRITE_TDK	FL6,FL9	TDK

### SUPPLY FILTERING




### HSIC READY KLUDGE




DEVICE READY DE-ASSERTS WHEN:  
 WLAN RESET FALLS  
 SW-DEFINED GPIO2 FALLS

### PULL-UP/DOWN RESISTORS



### BOOTSTRAP RESISTORS




<b>WLAN BB &amp; POWER</b>	
Apple Inc.	DRAWING NUMBER 051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 10.0.0 PAGE 61 OF 157 SHEET 31 OF 48

RF I/O PLAN


RF\_SW\_CTRL\_0: 2G\_CTRL\_BT  
 RF\_SW\_CTRL\_1: 2G\_CTRL\_RX  
 RF\_SW\_CTRL\_2: 2G\_CTRL\_TX  
 RF\_SW\_CTRL\_3: 2G\_CTRL\_PA\_EN  
 RF\_SW\_CTRL\_4: 5G\_CTRL\_RX  
 RF\_SW\_CTRL\_5: 5G\_CTRL\_TX  
 RF\_SW\_CTRL\_6: 5G\_CTRL\_LNA\_EN  
 RF\_SW\_CTRL\_7: 5G\_CTRL\_PA\_EN

# WLAN TRANSCEIVER



## 2.4GHZ TX


## 2.4GHZ RX + T/R SWITCH



## 2.4GHZ/5GHZ DIPLEXER

## CONDUCTED TEST PORT

## ANTENNA CONNECTOR




PAGE TITLE <b>WLAN 2.4GHZ AND ANT</b>		
Apple Inc.		DRAWING NUMBER 051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.0.0
PAGE 62 OF 157		SIZE D
SHEET 32 OF 48		


# 5GHZ FRONT-END CONTROL

VCRL1	VCTL2	PA_EN	LNA_EN	MODE
1	0	0	1	RX SUPERBYPASS MODE -- 26DB GAIN STEP
0	1	0	1	RX
1	0	1	0	TX


## 5GHZ LNA




## 5GHZ T/R SWITCH



## 5GHZ BPF



## 5GHZ PA



## TEST POINTS


### TEST AND PROBE POINTS

TP1 WLAN ENABLE	TP21 BT RESET N	TP15 BATT VCC
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP7 WLAN GPIO0	TP-P6 BT UART TXD	TP16 BATT VDD 4330
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP3 WLAN GPIO1	TP27 BT UART RXD	TP17 VDD IO 1VB
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP4 WLAN GPIO2	TP28 BT UART RTS N	TP18 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP5 WLAN GPIO3	TP29 BT UART CTS N	TP19 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP10 WLAN GPIO4	TP8 BT HOST WAKE	TP-P6 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP31 BT WAKE
TP61 CLK32K	TP-P6 NOSTUFF	TP-P6 NOSTUFF
TP-P6 NOSTUFF		

PAGE TITLE		DRAWING NUMBER	SIZE
WLAN 5GHZ AND TEST POINTS		051-8773	D
Apple Inc.		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PP29  
F4MM  
S1 1 HSIK DATA 4330 15 31

PP30  
F4MM  
S1 1 HSIK STROBE 4330 15 31










PAGE TITLE		DRAWING NUMBER		SIZE
POWER: BATTERY CONNECTOR		051-8773		D
Apple Inc.		REVISION		10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		75 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		34 OF 48
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

# POWER CONN / ALIAS

## LDO RAILS PROGRAMMABLE ON/OFF

## BUCK RAILS


## CHARGER MAIN




PAGE TITLE		SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER ALIASES			DRAWING NUMBER	051-8773	SIZE
Apple Inc.			REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			80 OF 157		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			35 OF 48		
IV ALL RIGHTS RESERVED					

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780392	19780299	?	Y8138	RADAR:8788152
15281452	15281292	?	L8128	RADAR:8376462



ALTERNATE FOUNDRY



MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V




**VCC MAIN BYPASS**  
TOTAL CAPS = ~400UF  
(DISTRIBUTED AND NO DE-RATING)  
(PLACE ONE 10UF CAP AT EACH VDD INPUT)





PAGE TITLE: POWER: AMELIA PMU  
DRAWING NUMBER: 051-8773  
REVISION: 10.0.0  
BRANCH: 81 OF 157  
SHEET: 36 OF 48

Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED



SYNC MASTER=MLB		SYNC DATE=01/14/2011	
PAGE TITLE			
<b>POWER: AMELIA PMU</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		82 OF 157	
		SHEET	
		37 OF 48	




SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
<b>POWER: AMELIA VSS</b>			
 Apple Inc.	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	83 OF 157
		SHEET	38 OF 48



# DEBUG RESET ACCESS

PLACE OUTSIDE OF CAN



SYNC MASTER=ALEX		SYNC DATE=10/04/2010	
PAGE TITLE <b>DEBUG AND MISC</b>			
		DRAWING NUMBER 051-8773	SIZE D
		REVISION 10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 157
		SHEET	39 OF 48

8

7

6

5

4


3

2

1

PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM  
PLATING SIZE: 1.4MM X 0.7MM



PROBE POINTS

- PP0 P4MM SK 1 CODEC\_LINE\_OUT\_REF 19 21
- PP1 P4MM SK 1 CODEC\_LINE\_OUT\_R 19 21
- PP2 P4MM SK 1 AUD\_SPKR\_AMP2\_PBUS 20
- PP3 P4MM SK 1 AUD\_SPKR\_AMP1\_PBUS 20
- PP4 P4MM SK 1 CODEC\_LINE\_OUT\_L 19 21
- PP5 P4MM SK 1 DDR0\_DQS\_P<0> 8 13 44
- PP6 P4MM SK 1 DDR0\_DQ<0> 8 13 44
- PP7 P4MM SK 1 DDR0\_DQS\_N<0> 8 13 44
- PP8 P4MM SK 1 DDR0\_DQS\_N<1> 8 13 44
- PP9 P4MM SK 1 DDR0\_DQ<14> 8 13 44
- PP10 P4MM SK 1 HSI\_C1\_WLAN\_DATA1 4 15 42
- PP11 P4MM SK 1 HSI\_C1\_WLAN\_STB1 4 15 42
- PP12 P4MM SK 1 Z1\_BON\_L<5> 17 18
- PP13 P4MM SK 1 Z1\_B\_ADR<2> 17 18
- PP14 P4MM SK 1 Z1\_B\_ADR<1> 17 18
- PP15 P4MM SK 1 Z1\_B\_ADR<0> 17 18
- PP16 P4MM SK 1 Z1\_MISO 17 18
- PP17 P4MM SK 1 Z1\_BON\_L<4> 17 18
- PP18 P4MM SK 1 PP1V7\_VA\_VCP 35 36 45
- PP19 P4MM SK 1 CONN\_AUD\_HEADSET\_CHS\_RET2 23 24
- PP20 P4MM SK 1 CONN\_AUD\_HEADSET\_CHS\_MIC2 23 24
- PP21 P4MM SK 1 CONN\_AUD\_HEADSET\_DET 23 24
- PP22 P4MM SK 1 AUD\_HP1\_DET\_H 23
- PP23 P4MM SK 1 AUD\_HS\_MIC2\_RET 22 23
- PP24 P4MM SK 1 AUD\_HS\_MIC1\_HI 22 23
- PP25 P4MM SK 1 AUD\_HS\_MIC1\_RET 22 23
- PP26 P4MM SK 1 AUD\_HS\_MIC2\_HI 22 23

SYNC MASTER=ALEX		SYNC DATE=10/04/2010	
<b>FCT/ICT TEST/BRACKETS</b>			
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 157
		SHEET	40 OF 48

8

7

6

5

4

3

2

1

# MLB CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA06-06	MM	16.2

## PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

### SINGLE-ENDED PHYSICAL RULES 45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL1, ISL12	Y	0.110 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL5, ISL8	Y	0.077 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL3	Y	0.055 MM	0.050 MM	3.0 MM		
45_OHM_SE	*	N	0.055 MM	0.050 MM	3.0 MM		

### 50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL1, ISL12	Y	0.088 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL3	Y	0.050 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL5, ISL8	Y	0.062 MM	0.050 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

## DIFFERENTIAL PAIR PHYSICAL RULES

### 90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.110 MM	0.110 MM
90_OHM_DIFF	ISL3	Y	0.051 MM	0.051 MM	=STANDARD	0.120 MM	0.120 MM
90_OHM_DIFF	ISL5, ISL8	Y	0.072 MM	0.075 MM	=STANDARD	0.120 MM	0.120 MM

### MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM
LED	*	Y	0.2 MM	0.10MM	10 MM	0.08 MM	0.08 MM

### BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

## SPACING CONSTRAINTS

### DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

### REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.057 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.086 MM	?
2:1_SPACING	*	0.114 MM	?
2.5:1_SPACING	*	0.143 MM	?
3:1_SPACING	*	0.171 MM	?
4:1_SPACING	*	0.228 MM	?
5:1_SPACING	*	0.285 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

\*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

### POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

## POWER

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.25 MM	10.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	10.0 MM		

## MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
LED	*	*	3:1_SPACING

### NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
<b>CONSTRAINTS: MLB RULES</b>			
DRAWING NUMBER		051-8773	
REVISION		10.0.0	
BRANCH			
PAGE		150 OF 157	
SHEET		41 OF 48	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

### Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H100	CLK_50S	CLK	CLK 32K PMU
H101	CLK_50S	CLK	CLK 32K WLAN
H102	CLK_50S	CLK	CLK 32K GPS
H103	CLK_50S	CLK	CLK CAM_FF
H104	CLK_50S	CLK	CLK CAM_FF_FILT
H105	SE_50S	0P2MM_SPACING	CLK CAM_FF_CONN
H106	CLK_50S	CLK	CLK CAM_RF
H107	CLK_50S	CLK	CLK CAM_RF_FILT
H108	CLK_50S	CLK	CLK CAM_RF_CONN
H109	CLK_50S	CLK	I2S0 ASP MCK
H110	CLK_50S	CLK	I2S0 ASP MCK R
H111	CLK_50S	CLK	CLK CAM_FF_R
H112	CLK_50S	CLK	CLK CAM_FF_C
H113	CLK_50S	CLK	CLK CAM_FF_C
H114	CLK_50S	CLK	CLK CAM_FF_C

### UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING
UART	UART	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H200	UART_50S	UART	UART0 AP_RXD
H201	UART_50S	UART	UART0 AP_TXD
H202	UART_50S	UART	UART0 MUX_RXD
H203	UART_50S	UART	UART0 MUX_TXD
H204	UART_50S	UART	UART1 BB_CTS_L
H205	UART_50S	UART	UART1 BB_RTS_L
H206	UART_50S	UART	UART1 BB_TXD
H207	UART_50S	UART	UART1 BB_RXD
H208	UART_50S	UART	UART3 BT_CTS_L
H209	UART_50S	UART	UART3 BT_RTS_L
H210	UART_50S	UART	UART3 BT_RXD
H211	UART_50S	UART	UART3 BT_TXD
H212	UART_50S	UART	UART6 WLAN_RXD
H213	UART_50S	UART	UART6 WLAN_TXD

### SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H300	SPT_50S	SPT	SPI1 GRAPE MISO
H301	SPT_50S	SPT	SPI1 GRAPE MOSI
H302	SPT_50S	SPT	SPI1 GRAPE SCLK
H303	SPT_50S	SPT	SPI1 GRAPE CS_L
H304	SPT_50S	SPT	SPI2 IPC MISO
H305	SPT_50S	SPT	SPI2 IPC MOSI
H306	SPT_50S	SPT	SPI2 IPC SCLK
H307	SPT_50S	SPT	SPI2 IPC SRDY

### DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H400		DWI	DWI AP_CLK
H401		DWI	DWI AP_DI
H402		DWI	DWI AP_DO

### JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H500		JTAG	JTAG AP_TCK
H501		JTAG	JTAG AP_TMS
H502		JTAG	JTAG AP_TDI
H503		JTAG	JTAG AP_TDO
H504		RST	JTAG AP_TRST_L

### I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H600	I2C_50S	I2C	I2C1_SDA_1V8
H601	I2C_50S	I2C	I2C1_SCL_1V8
H602	I2C_50S	I2C	I2C0_SDA_1V8
H603	I2C_50S	I2C	I2C0_SCL_1V8
H604	I2C_50S	I2C	I2C2_SDA_3V0
H605	I2C_50S	I2C	I2C2_SCL_3V0
H606	I2C_50S	I2C	ISP_AP_0_SCL
H607	I2C_50S	I2C	ISP_AP_0_SDA
H608	I2C_50S	I2C	ISP_AP_1_SCL
H609	I2C_50S	I2C	ISP_AP_1_SDA
H610	I2C_50S	I2C	I2C2_SCL_3V0_ALS
H611	I2C_50S	I2C	I2C2_SDA_3V0_ALS
H612	I2C_50S	I2C	I2C1_SCL_1V8_CONN
H613	I2C_50S	I2C	I2C1_SDA_1V8_CONN
H614	I2C_50S	I2C	ISP_CAM_1_SCL
H615	I2C_50S	I2C	ISP_CAM_1_SDA
H616	I2C_50S	I2C	ISP_CAM_0_SCL
H617	I2C_50S	I2C	ISP_CAM_0_SDA

### XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H700		CRYSTAL	XTAL 24M_I
H701		CRYSTAL	XTAL 24M_O
H702		CRYSTAL	24M_O
H703		CRYSTAL	PMU_XTAL
H704		CRYSTAL	PMU_EXTAL

### I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_90S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H800	I2S_50S	I2S	I2S0 ASP_BCLK
H801	I2S_50S	I2S	I2S0 ASP_LRCK
H802	I2S_50S	I2S	I2S0 ASP_DIN
H803	I2S_50S	I2S	I2S0 ASP_DOUT
H804	I2S_50S	I2S	I2S L63 ASP_SDOUT
H805	I2S_50S	I2S	I2S2 VSP_BCLK
H806	I2S_50S	I2S	I2S2 VSP_LRCK
H807	I2S_50S	I2S	I2S2 VSP_DIN
H808	I2S_50S	I2S	I2S2 VSP_DOUT
H809	I2S_50S	I2S	I2S L63 VSP_SDOUT
H810	I2S_50S	I2S	I2S3 XSP_BCLK
H811	I2S_50S	I2S	I2S3 XSP_LRCK
H812	I2S_50S	I2S	I2S3 XSP_DIN
H813	I2S_50S	I2S	I2S3 XSP_DOUT
H814	I2S_50S	I2S	I2S L63 XSP_SDOUT

### USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H900	USB_90D	USB	USB_DK_D0_P
H901	USB_90D	USB	USB_DK_D0_N
H902	USB_90D	USB	USB_DK_CON_D0_P
H903	USB_90D	USB	USB_DK_CON_D0_N
H904	USB_90D	USB	USB_BB_D_P
H905	USB_90D	USB	USB_BB_D_N
H906	USB_90D	USB	USB11_MUX_D0_P
H907	USB_90D	USB	USB11_MUX_D0_N
H908	USB_90D	USB	USB11_ACC_TX_N
H909	USB_90D	USB	USB11_ACC_RX_P
H910	USB_90D	USB	ACC_PT_DK_CON_TX
H911	USB_90D	USB	ACC_PT_DK_CON_RX
H912	USB_90D	USB	EXTRA_USB_D1_N
H913	USB_90D	USB	EXTRA_USB_D1_P
H914	USB_90D	USB	NC_USB11_D1_N
H915	USB_90D	USB	NC_USB11_D1_P
H916	USB_90D	USB	NC_USB_D1_N
H917	USB_90D	USB	NC_USB_D1_P
H918	USB_90D	USB	TP_WLAN_USB_DN
H919	USB_90D	USB	TP_WLAN_USB_DP
H920	USB_90D	USB	USB_GPIO_DM
H921	USB_90D	USB	USB_GPIO_DM_CONN
H922	USB_90D	USB	USB_GPIO_DP
H923	USB_90D	USB	USB_GPIO_DP_CONN
H924	USB_90D	USB	USB_PT_DK_CON_D_N
H925	USB_90D	USB	USB_PT_DK_CON_D_P
H926	USB_90D	USB	USB_UART_DM
H927	USB_90D	USB	USB_UART_DM_CONN
H928	USB_90D	USB	USB_UART_DP
H929	USB_90D	USB	USB_UART_DP_CONN
H930	USB_90D	USB	EXTRA_USB11_D1_N
H931	USB_90D	USB	EXTRA_USB11_D1_P

### HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
H1000	HSIC	HSIC_BB	HSIC0_BB_DATA1
H1001	HSIC	HSIC_BB	HSIC0_BB_STB1
H1002	HSIC	HSIC_WLAN	HSIC1_WLAN_DATA1
H1003	HSIC	HSIC_WLAN	HSIC1_WLAN_STB1
H1004	HSIC	HSIC	HSIC_BB_RDY
H1005	HSIC	HSIC	HSIC_HOST_RDY
H1006	HSIC	HSIC	HSIC_HOST_READY_WL
H1007	HSIC	HSIC	HSIC_HOST_READY_WLAN
H1008	HSIC	HSIC	HSIC_WLAN_RDY
H1009	HSIC	HSIC	NC_HSIC0_DATA2
H1010	HSIC	HSIC	NC_HSIC0_STB2
H1011	HSIC	HSIC	NC_HSIC1_DATA2
H1012	HSIC	HSIC	NC_HSIC1_STB2

SYNC MASTER=MIKE SYNC DATE=01/21/2011

PAGE TITLE: CONSTRAINTS: LOW SPEED BUS

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 151 OF 157 SHEET: 42 OF 48

ANALOG VIDEO CONSTRAINTS

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for VID\_50S and ANALOG\_VIDEO.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists constraints for DAC AP OUT1, DAC AP OUT2, DAC AP OUT3, BUF C Y, BUF CVBS PB, BUF Y PR, VIDEO EMI CVBS PB, VIDEO EMI C Y, VIDEO EMI Y PR, VIDEO PT DK CON CVBS PB, VIDEO PT DK CON C Y, VIDEO PT DK CON Y PR, VIDEO PT DK CON CVBS PB R, VIDEO PT DK CON C Y R, VIDEO PT DK CON Y PR.

MIPI

Table with columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for MIPI\_90D and MIPI.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists constraints for MIPI0C AP CLK P, MIPI0C AP CLK N, MIPI0C CAM CLK P, MIPI0C CAM CLK N, MIPI0C AP DATA P<0>, MIPI0C AP DATA N<0>, MIPI0C AP DATA N<1>, NC MIPI0C AP DATA N<2>, NC MIPI0C AP DATA N<3>, MIPI0C AP DATA P<1>, NC MIPI0C AP DATA P<2>, NC MIPI0C AP DATA P<3>, MIPI0C CAM DATA N<0>, MIPI0C CAM DATA N<1>, MIPI0C CAM DATA N<2>, MIPI0C CAM DATA N<3>, MIPI0C CAM DATA P<0>, MIPI0C CAM DATA P<1>, MIPI0C CAM DATA P<2>, MIPI0C CAM DATA P<3>, MIPI0C CAM CLK DEBUG N, MIPI0C CAM CLK DEBUG P, MIPI0C CAM D0 DEBUG N, MIPI0C CAM D0 DEBUG P, MIPI0C CAM D1 DEBUG N, MIPI0C CAM D1 DEBUG P, MIPI0C CAM D2 DEBUG N, MIPI0C CAM D2 DEBUG P, MIPI0C CAM D3 DEBUG N, MIPI0C CAM D3 DEBUG P, MIPI1C AP DATA P<0>, MIPI1C AP DATA N<0>, NC MIPI1C AP DATA P<1>, NC MIPI1C AP DATA N<1>, MIPI1C AP CLK P, MIPI1C AP CLK N, MIPI1C CAM DATA P<0>, MIPI1C CAM DATA N<0>, MIPI1C CAM CLK P, MIPI1C CAM CLK N, MIPI1C CAM CLK DEBUG N, MIPI1C CAM CLK DEBUG P, MIPI1C CAM D0 DEBUG N, MIPI1C CAM D0 DEBUG P.

DISPLAYPORT

Table with columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for DP\_90D and DP.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists constraints for DP AP AUX N, DP AP AUX P, DP AP HPD, DP AP TX N<0>, DP AP TX N<1>, DP AP TX P<0>, DP AP TX P<1>, DP EMI AUX N, DP EMI AUX P, DP EMI TX N<0>, DP EMI TX N<1>, DP EMI TX P<0>, DP EMI TX P<1>, DP PT DK CON AUX N, DP PT DK CON AUX P, DP PT DK CON TX N<0>, DP PT DK CON TX N<1>, DP PT DK CON TX P<0>, DP PT DK CON TX P<1>, DP AP TX N<2>, DP AP TX N<3>, DP AP TX P<2>, DP AP TX P<3>, DP EMI AUX N, DP EMI AUX P, DP EMI TX N<2>, DP EMI TX N<3>, DP EMI TX P<2>, DP EMI TX P<3>, DP PT DK CON AUX N, DP PT DK CON AUX P, DP PT DK CON TX N<2>, DP PT DK CON TX N<3>, DP PT DK CON TX P<2>, DP PT DK CON TX P<3>.

BACKLIGHT

Table with columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for LED.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists constraints for LED IO1 A R, LED IO1 B R, LED IO2 A R, LED IO2 B R, LED IO3 A R, LED IO3 B R, LED IO4 A R, LED IO4 B R, LED IO5 A R, LED IO5 B R, LED IO6 A R, LED IO6 B R, LED IO 1 A, LED IO 1 B, LED IO 2 A, LED IO 2 B, LED IO 3 A, LED IO 3 B, LED IO 4 A, LED IO 4 B, LED IO 5 A, LED IO 5 B, LED IO 6 A, LED IO 6 B.

EMBEDDED DISPLAYPORT

Table with columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for EDP\_90D and EDP.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists constraints for EDP AP AUX N, EDP AP AUX P, EDP AP HPD, EDP AP TX N<0>, EDP AP TX N<1>, EDP AP TX N<2>, EDP AP TX N<3>, EDP AP TX P<0>, EDP AP TX P<1>, EDP AP TX P<2>, EDP AP TX P<3>, EDP AUX CONN N, EDP AUX CONN P, EDP DATA CONN N<0>, EDP DATA CONN N<1>, EDP DATA CONN N<2>, EDP DATA CONN N<3>, EDP DATA CONN P<0>, EDP DATA CONN P<1>, EDP DATA CONN P<2>, EDP DATA CONN P<3>, EDP EMI AUX N, EDP EMI AUX P, EDP EMI TX N<0>, EDP EMI TX N<1>, EDP EMI TX N<2>, EDP EMI TX N<3>, EDP EMI TX P<1>, EDP EMI TX P<2>, EDP EMI TX P<3>.

AUDIO/SPEAKER

Table with columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for AUDIO and SPEAKER.

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists constraints for LEFT CH OUT P, LEFT CH OUT REF, LEFT CH P, MAX983X4 L IN N, MAX983X4 L IN P, SPKRAMP L OUT N, SPKRAMP L OUT P, RIGHT CH OUT REF, RIGHT CH OUT P, RIGHT CH P, MAX983X4 R IN P, MAX983X4 R IN N, SPKRAMP R OUT N, SPKRAMP R OUT P, EXT MIC P, EXT MIC REF, HSMIC C P, HSMIC C N, HSMIC R P, HSMIC R N, AUD HP1 MLBCON R, AUD HP1 MLBCON L, CONN AUD HEADSET RIGHT, CONN AUD HEADSET LEFT, HP R, HP L.

Apple Inc. logo and product information including SYNC MASTER=MIKE, SYNC DATE=01/21/2011, DRAWING NUMBER 051-8773, REVISION 10.0.0, and NOTICE OF PROPRIETARY PROPERTY.



PWR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R255	3.0V	PP_PWR	PWR	MT 3V3 INT 18 45
R256	1.8V	PP_PWR	PWR	Z1 1V8 OUT 18
R257	1.8V	PP_PWR	PWR	Z2 VDDCORE 18
R258	1.8V	PP_PWR	PWR	Z2 VDDANA 18
R259	1.8V	PP_PWR	PWR	Z2 3V3 1V8 IN 18

VOLTAGE	NET_TYPE			
	PHYSICAL	SPACING		
R229	3.3V	PP_PWR	PWR	ACC_PT_DK_CON_PP3V3 27 29
R230		PP_PWR	PWR	BUCK0_FB 36
R231		PP_PWR	PWR	BUCK0_LXL 36
R232		PP_PWR	PWR	BUCK0_LXM 36
R233		PP_PWR	PWR	BUCK2_FB 36
R234		PP_PWR	PWR	BUCK2_LXL 36
R235		PP_PWR	PWR	BUCK2_LXM 36
R236		PP_PWR	PWR	BUCK2_LXR 36
R237		PP_PWR	PWR	BUCK3_FB 36
R238		PP_PWR	PWR	BUCK3_LXL 36
R239		PP_PWR	PWR	BUCK3_LXM 36
R240		PP_PWR	PWR	BUCK4_FB 36
R241		PP_PWR	PWR	BUCK4_LXL 36
R242		PP_PWR	PWR	BUCK4_LXM 36
R243		PP_PWR	PWR	BUCK5_FB 36
R244		PP_PWR	PWR	BUCK5_LX 36
R245	0.4V	PP_PWR	PWR	PP0V4_MIPI0D 7
R246	0.4V	PP_PWR	PWR	PP0V4_MIPI1D 7
R247	1.1V	PP_PWR	PWR	PP1V1 35 36
R248	1.2V	PP_PWR	PWR	PP1V2 35 36
R249	1.1V	PP_PWR	PWR	PP1V8 35 36
R250	1.1V	PP_PWR	PWR	PP1V1_MIPID_PLL_F 4
R251	1.1V	PP_PWR	PWR	PP1V1_PL0_F 4
R252	1.1V	PP_PWR	PWR	PP1V1_PL1_F 4
R253	1.1V	PP_PWR	PWR	PP1V1_PL2_F 4
R254	1.1V	PP_PWR	PWR	PP1V1_PL3_F 4
R255	1.1V	PP_PWR	PWR	PP1V1_PL4_F 4
R256	1.1V	PP_PWR	PWR	PP1V1_PL5_F 4
R257	1.1V	PP_PWR	PWR	PP1V1_PLL_USB_F 4
R258	1.25V	PP_PWR	PWR	PP1V25_CPU 35 36
R259	1.2V	PP_PWR	PWR	PP1V2_S2R 35 36
R260	1.2V	PP_PWR	PWR	PP1V2_SOC 35 36
R261	1.2V	PP_PWR	PWR	PP1V7_VA_VCP 35 36 40
R262	1.8V	PP_PWR	PWR	PP1V8_ALWAYS 35 36
R263	1.8V	PP_PWR	PWR	PP1V8_DP_AVDD_AUX 7
R264	1.8V	PP_PWR	PWR	PP1V8_EDP_AVDD_AUX 7
R265	1.8V	PP_PWR	PWR	PP1V8_GRAPE 35 36
R266	1.8V	PP_PWR	PWR	PP1V8_S2R 35 36
R267	1.8V	PP_PWR	PWR	PP1V8_SENSOR_FLT 24 26
R268	1.8V	PP_PWR	PWR	PP1V8_VDDA18_TS 5
R269	2.85V	PP_PWR	PWR	PP2V85_CAM 35 36
R270	2.85V	PP_PWR	PWR	PP2V85_CAM_FLT 24 26
R271	3.0V	PP_PWR	PWR	PP3V0_GRAPE 35 36
R272	3.0V	PP_PWR	PWR	PP3V0_IO 35 36
R273	3.0V	PP_PWR	PWR	PP3V0_OPTICAL 35 36
R274	3.0V	PP_PWR	PWR	PP3V0_S2R_HALL 35 36
R275	3.0V	PP_PWR	PWR	PP3V0_S2R_HALL_FLT 24 26
R276	3.0V	PP_PWR	PWR	PP3V0_SENSOR_FLT 10 24 26
R277	3.0V	PP_PWR	PWR	PP3V0_VIDEO 35 36
R278	3.0V	PP_PWR	PWR	PP3V0_VIDEO_BUF 35 36
R279	3.2V	PP_PWR	PWR	PP3V2_LDO5 35 36
R280	3.2V	PP_PWR	PWR	PP3V2_S2R_USBMUX 35 36
R281	3.3V	PP_PWR	PWR	PP3V3_ACC 35 36
R282	3.3V	PP_PWR	PWR	PP3V3_LCDVDD_SW_F 16
R283	3.3V	PP_PWR	PWR	PP3V3_OUT 35 36
R284	3.3V	PP_PWR	PWR	PP3V3_S0_LCD_FERR 16
R285	5.25V	PP_PWR	PWR	PP5V25_VLCM2 35 37
R286	6.0V	PP_PWR	PWR	PP6V0_LCM_HI 37
R287	6.0V	PP_PWR	PWR	PP6V0_LCM_VBOOST 37
R288	4.2V	PWR500	PWR	PPBATT_VCC 35 36 39
R289	1.8V	PP_PWR	PWR	PPIO_NAND_H4 6 9
R290	20.4V	PP_PWR	PWR	PPLED_BACK_REG_A 16
R291	20.4V	PP_PWR	PWR	PPLED_BACK_REG_B 16
R292	20.4V	PP_PWR	PWR	PPLED_OUT_A 35 37
R293	20.4V	PP_PWR	PWR	PPLED_OUT_B 35 37
R294	6.0V	PP_PWR	PWR	PPVBUS_PROT 36
R295	6.0V	PP_PWR	PWR	PPVBUS_USB 4 36
R296	6.0V	PP_PWR	PWR	PPVBUS_USB_DCIN 35 36
R297	5.0V	PP_PWR	PWR	PPVBUS_USB_PT_DK_CON 27 29
R298	1.8V	PP_PWR	PWR	PPVCCO_NAND 12
R299	4.7V	PP_PWR	PWR	PPVCC_MAIN 35 36 37
R300	0.6V	PP_PWR	PWR	PPVREF_DDR0_CA 13 44
R301	0.6V	PP_PWR	PWR	PPVREF_DDR0_DO 13 44
R302	0.6V	PP_PWR	PWR	PPVREF_DDR0_DO_H4 6
R303	0.6V	PP_PWR	PWR	PPVREF_DDR1_CA 13 44
R304	0.6V	PP_PWR	PWR	PPVREF_DDR1_DO 13 44
R305	0.6V	PP_PWR	PWR	PPVREF_DDR1_DO_H4 6
R306	0.6V	PP_PWR	PWR	PPVREF_DDR2_CA 14
R307	0.6V	PP_PWR	PWR	PPVREF_DDR2_DO 14
R308	0.6V	PP_PWR	PWR	PPVREF_DDR2_DO_H4 6
R309	0.6V	PP_PWR	PWR	PPVREF_DDR3_CA 14
R310	0.6V	PP_PWR	PWR	PPVREF_DDR3_DO 14
R311	0.6V	PP_PWR	PWR	PPVREF_DDR3_DO_H4 6
R312	4.6V	PP_PWR	PWR	BATT_POS_RC 36
R313	18V	PP_PWR	PWR	PP18V_GRAPE 17
R314	18V	PP_PWR	PWR	PP18V_R_GRAPE 17
R315		PP_PWR	PWR	DAC_AP_VREF 7
R316	3.3V	PP_PWR	PWR	PPVDDI_NAND_U1400 12
R317		PP_PWR	PWR	VR_BOOST_SW 17
R318		PP_PWR	PWR	VR_BOOST_L 17
R319	3.0V	PP_PWR	PWR	MT_3V3_INT 18 45

GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND_PH	*	GND

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R200	GND	GND	GND	
R201	GND	GND	VOLTAGE=0V	GND_AUDIO_CODEC 19 21
R202	GND	GND	VOLTAGE=0V	GND_AUDIO_HP_AMP 19 21 22
R203	GND	GND	VOLTAGE=0V	GND_AUDIO_PT_DK 21 27
R204	GND	GND	VOLTAGE=0V	GND_SPKR_AMP1 20
R205	GND	GND	VOLTAGE=0V	GND_SPKR_AMP2 20
R206	GND	GND	VOLTAGE=0V	GND_PMU
R207	GND	GND		AGND
R208	GND	GND		AGND_U3000 17

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
R100		RST		BB_TRST_L
R101		RST		DBG_RST
R102		RST		DEBUG_RST_L
R103		RST		GSM_TXBURST_IND 5 15 30
R104		RST		JTAG_AP_TRST_L 4 10 42
R105		RST		RST_AP_IV8_L 4
R106		RST		RST_AP_L 4 27 30 37
R107		RST		RST_BB_L 5 30
R108		RST		RST_BB_PMU_L 10 37
R109		RST		RST_BT_L 15 37
R110		RST		RST_DET_L 5 30
R111		GRAPE		RST_GRAPE_L 4 17
R112		RST		RST_L63_L 19 37
R113		RST		RST_PMU_IN 4 37
R114		RST		RST_WLAN_L 15 37
R115		RST		SIMCRD_RST
R116		RST		TP_WLAN_TRST_L
R117		RST		UD881_RST
R118		RST		UD882_RST

SYNC MASTER=MIKE SYNC DATE=01/21/2011

**CONSTRAINTS: POWER / GND**

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 154 OF 157  
 SHEET: 45 OF 48

SNS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SNS	*	*	311_SPACING


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_90D	*	90_OHM_DIFF

1E10	NC HSIC0_DATA2	NO_TEST=TRUE	4 42
1E11	NC HSIC0_STB2	NO_TEST=TRUE	4 42
1E12	NC HSIC1_DATA2	NO_TEST=TRUE	4 42
1E13	NC HSIC1_STB2	NO_TEST=TRUE	4 42
1E14	NC JTAG_AP_TRICK	NO_TEST=TRUE	4
1E15	NC USB_D1_P	NO_TEST=TRUE	4 42
1E16	NC USB_D1_N	NO_TEST=TRUE	4 42
1E17	NC USB11_D1_P	NO_TEST=TRUE	4 42
1E18	NC USB11_D1_N	NO_TEST=TRUE	4 42
1E19	NC USB_ANALOGTEST0	NO_TEST=TRUE	4
1E20	NC USB_ANALOGTEST1	NO_TEST=TRUE	4
1E21	NC USB_ID0	NO_TEST=TRUE	4
1E22	NC USB_ID1	NO_TEST=TRUE	4
1E23	NC USB_BRICKID1	NO_TEST=TRUE	4
1E24	NC I2S1_MCK	NO_TEST=TRUE	5
1E25	NC I2S1_BCLK	NO_TEST=TRUE	5
1E26	NC I2S1_LBCK	NO_TEST=TRUE	5
1E27	NC I2S1_DIN	NO_TEST=TRUE	5
1E28	NC I2S1_DOUT	NO_TEST=TRUE	5
1E29	NC I2S2_MCK	NO_TEST=TRUE	5
1E30	NC I2S3_MCK	NO_TEST=TRUE	5
1E31	NC AP_GPIO216	NO_TEST=TRUE	5
1E32	NC SPI_FLASH_CS_L	NO_TEST=TRUE	5
1E33	NC SWI_AP	NO_TEST=TRUE	5
1E34	NC SDIO0_WL_CLK	NO_TEST=TRUE	5
1E35	NC SDIO0_WL_CMD	NO_TEST=TRUE	5
1E36	NC SDIO0_WL_DATA<0>	NO_TEST=TRUE	5
1E37	NC SDIO0_WL_DATA<1>	NO_TEST=TRUE	5
1E38	NC SDIO0_WL_DATA<2>	NO_TEST=TRUE	5
1E39	NC SDIO0_WL_DATA<3>	NO_TEST=TRUE	5
1E40	NC SPI3_MISO	NO_TEST=TRUE	5
1E41	NC SPI3_MOSI	NO_TEST=TRUE	5
1E42	NC SPI3_SCLK	NO_TEST=TRUE	5
1E43	NC SPI3_CS_L	NO_TEST=TRUE	5
1E44	NC AP_GPIO3	NO_TEST=TRUE	5
1E45	NC AP_GPIO7	NO_TEST=TRUE	5
1E46	NC AP_GPIO8	NO_TEST=TRUE	5
1E47	NC AP_GPIO11	NO_TEST=TRUE	5
1E48	NC AP_GPIO13	NO_TEST=TRUE	5
1E49	NC BOARD_ID_3	NO_TEST=TRUE	5
1E50	NC AP_GPIO19	NO_TEST=TRUE	5
1E51	NC AP_GPIO31	NO_TEST=TRUE	5
1E52	NC AP_GPIO35	NO_TEST=TRUE	5
1E53	NC AP_GPIO3V1	NO_TEST=TRUE	5
1E54	NC AP_GPIO185	NO_TEST=TRUE	5
1E55	NC AP_GPIO186	NO_TEST=TRUE	5
1E56	NC UART2_RXD	NO_TEST=TRUE	5
1E57	NC UART2_TXD	NO_TEST=TRUE	5
1E58	NC UART4_CTS_L	NO_TEST=TRUE	5
1E59	NC UART4_RTS_L	NO_TEST=TRUE	5
1E60	NC UART4_RXD	NO_TEST=TRUE	5
1E61	NC UART4_TXD	NO_TEST=TRUE	5
1E62	NC UART6_CTSN	NO_TEST=TRUE	5
1E63	NC UART6_RTSN	NO_TEST=TRUE	5

1E14	NC FMI0_CE2_L	NO_TEST=TRUE	6
1E15	NC FMI0_CE3_L	NO_TEST=TRUE	6
1E16	NC FMI0_CE4_L	NO_TEST=TRUE	6
1E17	NC FMI0_CE5_L	NO_TEST=TRUE	6
1E18	NC FMI0_CE6_L	NO_TEST=TRUE	6
1E19	NC FMI0_CE7_L	NO_TEST=TRUE	6
1E20	NC FMI1_CE2_L	NO_TEST=TRUE	6
1E21	NC FMI1_CE3_L	NO_TEST=TRUE	6
1E22	NC FMI1_CE4_L	NO_TEST=TRUE	6
1E23	NC FMI1_CE5_L	NO_TEST=TRUE	6
1E24	NC FMI1_CE6_L	NO_TEST=TRUE	6
1E25	NC FMI1_CE7_L	NO_TEST=TRUE	6
1E26	NC FMI2_CE1_L	NO_TEST=TRUE	6
1E27	NC FMI2_CE2_L	NO_TEST=TRUE	6
1E28	NC FMI2_CE3_L	NO_TEST=TRUE	6
1E29	NC FMI2_CE5_L	NO_TEST=TRUE	6
1E30	NC FMI2_AD<0>	NO_TEST=TRUE	6
1E31	NC FMI2_AD<1>	NO_TEST=TRUE	6
1E32	NC FMI2_AD<2>	NO_TEST=TRUE	6
1E33	NC FMI2_AD<3>	NO_TEST=TRUE	6
1E34	NC FMI2_AD<4>	NO_TEST=TRUE	6
1E35	NC FMI2_AD<5>	NO_TEST=TRUE	6
1E36	NC FMI2_AD<6>	NO_TEST=TRUE	6
1E37	NC FMI2_AD<7>	NO_TEST=TRUE	6
1E38	NC FMI2_ALE	NO_TEST=TRUE	6
1E39	NC FMI2_CLE	NO_TEST=TRUE	6
1E40	NC FMI2_WE_L	NO_TEST=TRUE	6
1E41	NC FMI2_RE_L	NO_TEST=TRUE	6
1E42	NC FMI2_DQS	NO_TEST=TRUE	6
1E43	NC FMI3_CE0_L	NO_TEST=TRUE	6
1E44	NC FMI3_CE1_L	NO_TEST=TRUE	6
1E45	NC FMI3_CE2_L	NO_TEST=TRUE	6
1E46	NC FMI3_CE3_L	NO_TEST=TRUE	6
1E47	NC FMI3_CE4_L	NO_TEST=TRUE	6
1E48	NC FMI3_CE5_L	NO_TEST=TRUE	6
1E49	NC FMI3_CE6_L	NO_TEST=TRUE	6
1E50	NC FMI3_CE7_L	NO_TEST=TRUE	6
1E51	NC FMI3_AD<0>	NO_TEST=TRUE	6
1E52	NC FMI3_AD<1>	NO_TEST=TRUE	6
1E53	NC FMI3_AD<2>	NO_TEST=TRUE	6
1E54	NC FMI3_AD<3>	NO_TEST=TRUE	6
1E55	NC FMI3_AD<4>	NO_TEST=TRUE	6
1E56	NC FMI3_AD<5>	NO_TEST=TRUE	6
1E57	NC FMI3_AD<6>	NO_TEST=TRUE	6
1E58	NC FMI3_AD<7>	NO_TEST=TRUE	6
1E59	NC FMI3_ALE	NO_TEST=TRUE	6
1E60	NC FMI3_CLE	NO_TEST=TRUE	6
1E61	NC FMI3_WE_L	NO_TEST=TRUE	6
1E62	NC FMI3_RE_L	NO_TEST=TRUE	6
1E63	NC FMI3_DQS	NO_TEST=TRUE	6
1E64	NC MIPI_VSYNC_H4	NO_TEST=TRUE	7
1E65	NC MIPI0C_AP_DATA_P<2>	NO_TEST=TRUE	7 43
1E66	NC MIPI0C_AP_DATA_N<2>	NO_TEST=TRUE	7 43
1E67	NC MIPI0C_AP_DATA_P<3>	NO_TEST=TRUE	7 43
1E68	NC MIPI0C_AP_DATA_N<3>	NO_TEST=TRUE	7 43
1E69	NC MIPI1C_AP_DATA_P<1>	NO_TEST=TRUE	7 43
1E70	NC MIPI1C_AP_DATA_N<1>	NO_TEST=TRUE	7 43
1E71	NC ISP_AP_1_FLASH	NO_TEST=TRUE	7
1E72	NC ISP_AP_1_PRE_FLASH	NO_TEST=TRUE	7

1E10	NC DDR0_CKE<1>	NO_TEST=TRUE	8
1E11	NC DDR1_CKE<1>	NO_TEST=TRUE	8
1E12	NC DDR2_CKE<1>	NO_TEST=TRUE	8
1E13	NC DDR3_CKE<1>	NO_TEST=TRUE	8
1E14	NC DDR0_CSN<1>	NO_TEST=TRUE	8
1E15	NC DDR1_CSN<1>	NO_TEST=TRUE	8
1E16	NC DDR2_CSN<1>	NO_TEST=TRUE	8
1E17	NC DDR3_CSN<1>	NO_TEST=TRUE	8
1E18	NC PMU_VBUCK0_SW0_G	NO_TEST=TRUE	36
1E19	NC PMU_VBUCK0_SW0_S	NO_TEST=TRUE	36
1E20	NC VBUS_A_OV_L	NO_TEST=TRUE	36
1E21	NC BOARD_TEMP7	NO_TEST=TRUE	37
1E22	NC BOARD_TEMP8	NO_TEST=TRUE	37
1E23	NC PMU_GPIO12	NO_TEST=TRUE	37
1E24	NC PMU_GPIO13	NO_TEST=TRUE	37
1E25	NC PMU_GPIO16	NO_TEST=TRUE	37
1E26	NC PMU_GPIO17	NO_TEST=TRUE	37
1E27	NC PMU_AMUX_A0	NO_TEST=TRUE	37
1E28	NC PMU_AMUX_A1	NO_TEST=TRUE	37
1E29	NC PMU_AMUX_A2	NO_TEST=TRUE	37
1E30	NC PMU_AMUX_A3	NO_TEST=TRUE	37
1E31	NC PMU_AMUX_AY	NO_TEST=TRUE	37
1E32	NC PMU_AMUX_B0	NO_TEST=TRUE	37
1E33	NC PMU_AMUX_B1	NO_TEST=TRUE	37
1E34	NC PMU_AMUX_B2	NO_TEST=TRUE	37
1E35	NC PMU_AMUX_B3	NO_TEST=TRUE	37
1E36	NC PMU_AMUX_BY	NO_TEST=TRUE	37

1E20	NC BON_L1	NO_TEST=TRUE	18
1E21	NC BON_L3	NO_TEST=TRUE	18
1E22	NC BON_L5	NO_TEST=TRUE	18
1E23	NC EAROUT_AP	NO_TEST=TRUE	19
1E24	NC EAROUT_AN	NO_TEST=TRUE	19
1E25	NC LINE_IN1_CODEC	NO_TEST=TRUE	19
1E26	NC LINE_IN1_REF_CODEC	NO_TEST=TRUE	19
1E27	NC LINE_IN2_CODEC	NO_TEST=TRUE	19
1E28	NC LINE_IN2_REF_CODEC	NO_TEST=TRUE	19
1E29	NC MIC1_BIAS_CODEC	NO_TEST=TRUE	19
1E30	NC MIC1P_CODEC	NO_TEST=TRUE	19
1E31	NC MIC1N_CODEC	NO_TEST=TRUE	19
1E32	NC MIC1_FILT_CODEC	NO_TEST=TRUE	19
1E33	NC D5703_6	NO_TEST=TRUE	37
1E34	NC D5700_6	NO_TEST=TRUE	37
1E35	NC D5701_6	NO_TEST=TRUE	37
1E36	NC D5702_6	NO_TEST=TRUE	37
1E37	NC LCM2_EN	NO_TEST=TRUE	37
1E38	NC VLCM1	NO_TEST=TRUE	37

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
<b>CONSTRAINTS: DEBUG</b>			
 Apple Inc.	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		155 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 48	
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
<b>FUNC TEST POINTS</b>			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	156 OF 157
		SHEET	47 OF 48

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
<b>FUNC TEST POINTS</b>			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	157 OF 157
		SHEET	48 OF 48
		SIZE	D